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ABSTRACT
T his th e s is  d escr ib es  th e  lo g ic a l  d esig n  and im plem entation o f  
a dot generator and in t e n s it y  c ir c u i t  fo r  a computer graphics term in a l. 
A lso a proposal fo r  a vector  generator i s  g iv en  as im plem entation was 
not s u c c e s s fu lly  carried  out.
B a s ic a lly  th e  dot generator allow s one to  draw dotted  l in e s  o f  
various len g th s  a t  various an g les on a cathode ray tu b e. The dots are 
generated by using an up/down counter in  conjunction  w ith  a d ig i t a l  to  
analog converter fo r  th e v e r t ic a l  and h o r izo n ta l d e f le c t io n  o f the beam. 
Unblanking p u lses are then  app lied  to  th e Z -ax is to  in t e n s i f y  th e d o ts .
The in t e n s it y  c ir c u it  provides fm v  p o ss ib le  in t e n s i t ie s  , dim, 
normal, b r ig h t or blanked. When th e  d ot, Alphanumeric or vecto r  gener­
a tors are being used, any of th e four p o ss ib le  in t e n s i t ie s  can be chosen. 
In  th e alphanumeric mode th ree a d d itio n a l in t e n s it y  l e v e l s  are automat­
i c a l l y  s e le c te d  fo r  th e user, to  compensate fo r  th e v a r ia tio n  in  in te n ­
s i t y  which occurs when e ith e r  th e  la r g e , normal or sm all s iz e  characters  
are being generated .
The proposed vector  generator i s  e s s e n t ia l ly  two in teg r a to r s ;  
one fo r  th e  v e r t ic a l  and one fo r  the h o r izo n ta l d e f le c t io n . During one 
in te g r a tio n  tim e a l in e  o f any len g th  and a t any angle could be drawn. 
T his, un like most system s, has th e advantage th a t a vecto r  th e  f u l l  
len g th  o f the screen  could be drawn in  one in te g r a t io n  tim e.
i i i
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CHAPTER I  
INTRODUCTION
1 .1  D e s ir a b il ity  o f a Cathode Ray Tube D isp lay
With th e  broadening use o f  high speed computers, a need has
a r ise n  fo r  a f a s t  and f l e x ib le  means o f  outputting in form ation  from th e
(12) ( 1J-) 
computer* As a r e s u lt  many good alphanumeric generators which out­
put data on a cathode ray tube (CRT) a t a h igh  r a te  o f speed have been  
developed and are being s u c c e s s fu lly  used when a hard copy o f  th e  t e x t  
output from th e  computer i s  not required* The alphanumeric generator i s  
l im ite d , however, by th e  f a c t  th a t i t  can only produce alphanumeric 
t e x t ,  and thus i t  does not f i l l  th e  needs o f  many o f to d a y 's  computer 
u se r s •
A term inal which i s  much more in  demand i s  a graphics term inal 
which has alphanumeric t e x t  producing f a c i l i t i e s .  Such a term inal a llow s  
th e  user t o  view a graphic d isp la y  on a CRT and a llow s him to  in te r a c t  
d ir e c t ly  w ith  th e computer v ia  l i g h t  b u tton s, p h ysica l sw itch es or a l ig h t  
pen. This type o f term inal i s  o f g rea t in t e r e s t  to  th e  tim e-shared com­
puter users fo r  i t  g iv e s  each user th e  i l lu s io n  o f being th e  so le  user o f 
th e  machine and a t  th e  same tim e perm its him to  d ir e c t  or modify th e  com-
(13)
pu tation  process from a remote term in a l. A graphics term inal i s  a ls o  
o f great use in  th e f i e l d s  o f computer aided d esign , computer aided in ­
s tr u c tio n , data a n a ly s is  and process co n tro l, because i t  provides fo r  
sim ple man-machine in te r a c t io n .
As a teaching a id , computer graphics term inals are id e a l .  A te a ­
cher can program a s e r ie s  o f problems in to  a computer and have them d is ­
played on a graphics term inal where a student can attem pt to  so lv e  them.
1
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This has th e  advantage o f a llow ing each student to  work a t  h is  or her own 
speed and a t  the same tim e fr e e s  th e  teacher to  a s s i s t  th e  slower stu d en ts.
In  th e  f i e l d  o f computer aided d esign , such a term inal a llow s  
for  th e  quick d isp la y  o f charts and graphs, as w e ll as p ic to r ia l  diagrams, 
which are o f  great va lu e to  th e  d esig n  en g in eer. Again th e fea tu re  o f  
such a system i s  th e  ease by which man-machine in te r a c t io n  can be accom?* 
p lish ed . I t  i s  through t h is  in te r a c t io n  th a t d esign  changes can be d is ­
played q u ick ly  on a CRT without hold ing up th e  engineer or computer, l ik e  
a conventional l in e  p rin ter  or p lo t t e r .  Thus we see th a t a graphics t e r ­
minal i s  a must fo r  many computer u sers , and i t  th erefo re  warrants th e  
tim e and e f fo r t  spent in  try in g  to  develop a good and econom ical graphics  
term in a l. An attem pt was made to  d esign  l in e  generators fo r  a graphics 
term inal th a t were more econom ical than th ose  cu rren tly  a v a ila b le .
1 ,2  General A spects o f th e  Problem
Since research  had been carried  out in  th e f i e l d  o f CRT d isp la y s
( 1) ( 2)
i n  th e  E le c tr ic a l Engineering Department a t  th e  U n iv ersity  o f  Windsor 
i t  was decided th a t  work should be done t o  in crease  th e  c a p a b il i t ie s  o f  the  
computer term inal th a t was bein g  developed. I t  was f e l t  th a t th e  area o f  
t h i s  research should be computer graph ics, and as a r e s u lt  i t  was decided  
th a t a dot and vecto r  generator, as w e ll as an in t e n s i t y  con tro l c ir c u i t ,  
should be designed and implemented.
The dot generator was to  be designed so th a t i t  could be used 
i n  a r e la t iv e ,  rather than an ab so lu te  mode. That i s ,  when co n tro l i s  
tra n sferred  to  th e  dot generator, dotted  l in e s  could be drawn on ly  from 
th e  p lace where th e  e lec tr o n  beam had been p o sitio n ed  ju s t  previous to  
th e  tr a n sfe r  o f  c o n tro l. This meant th a t  th e  beam must be p o sitio n ed
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
3i n i t i a l l y ,  using th e vector  gen erator. This d isc u ss io n  o f th e  dot gener­
ator  w i l l  be continued in  th e  next chapter.
When th e  p ro jec t was begun, th e  in t e n s i f ic a t io n  o f th e  beam was 
being achieved by using a H ew lett Packard vacuum tube am p lifier  which 
allow ed only one in t e n s it y  fo r  th e d isp la y . I t  was f e l t  th a t t h i s  was 
not f l e x ib le  enough as i t  was d es ira b le  to  have th e c a p a b ility  o f drawing 
characters a t  th ree  d if fe r e n t  b r ig h tn ess  l e v e l s ,  as w e ll a s  having a 
blanked mode which would a llow  fo r  p o sitio n in g  th e  beam. However, t h i s  
s t i l l  d id  not a llow  enough f l e x i b i l i t y ,  as in  th e  A/N mode a problem 
arose when various s iz e  characters were drawn, s in ce  th e  A/N generator  
m erely in crea ses  or decreases th e s iz e  o f  th e dot m atrix used to  generate  
ch a ra cters. This n a tu ra lly  le d  to  th e  problem o f in c o n s is te n t  character  
in t e n s i f ic a t io n  as th e character s iz e  v ar ied . When sm all l e t t e r s  were 
drawn, th ey  appeared b r ig h ter  than th e  normal s iz e  characters, due to  
th e  in creased  packing d e n s ity  o f  th e  d o ts . S im ila r ly , when la rg e  l e t t e r s  
were drawn, th ey  appeared d u ll ,  due to  decreased packing d e n s ity . Thus, 
compensating in t e n s it y  l e v e l s  had to  be incorporated in to  th e  in t e n s i t y  
s e le c t io n  c ir c u i t s ;  however, a complete d isc u ss io n  o f t h is  w i l l  be de­
ferred  u n t i l  Chapter 3»
The th ird  part o f  th e  p ro ject in volved  th e  d esig n  and implement­
a t io n  o f a vector  generator. This generator would g iv e  th e  term inal th e  
cap acity  o f  drawing blank, s o l id  or dashed l in e s  o f  any len g th  and a t  
any angle on th e CRT. This would th en  g iv e  th e d es ira b le  a b i l i t y  to  
draw graphs, p lo ts  or other o b je c ts . VB.th th e  a id  o f softw are, t h i s  gen­
era tor  could be made to  draw c ir c le s  and s e c to r s . A more comprehensive 
d isc u ss io n  o f th e d esign  and success o f  t h i s  s e c t io n  o f th e p ro ject w i l l  
be g iven  in  Chapter
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
4CHAPTER I I  
The Dot Generator
2 .1  In trod u ction
In  order to  save core space and to  in crea se  th e re fre sh  
speed o f  th e d isp la y , th e  core c ir c u itr y  was designed in  such a way 
th a t once a DOT, A/K orVECTOR in s tr u c t io n  i s  decoded, a l l  th e  
forthcoming output from th e core i s  considered data to  th e  designated  
generator. This process o f outputting data to  th e  s p e c if ie d  gener­
ator continues u n t i l  a new in s tr u c t io n  i s  encountered. At t h i s  tim e 
th e  generator p rev iou sly  being used i s  turned o f f  and th e  core output 
i s  d irected  to  th e  most r e c e n tly  sp e c if ie d  gen erator.
A second fa c to r  th a t had to  be considered in  th e d esig n  of 
th e dot generator was th e  spacing of th e dots on th e screen . This 
spacing i s  determined by th e  len gth  o f th e r e g is te r s  used i n  con­
ju n ction  w ith th e  D/A con v erters. In  t h i s  p a r ticu la r  ca se , a 10 b i t
10
r e g is te r  was used which a llow s for  2 = 1024 d is t in c t  p o s it io n s  along
each a x is .  I f  a 10 inch  square screen  were used, the r a s te r  un it  
10
would be 1024 £* .01 in c h . Thus when an in s tr u c t io n  to  increm ent
in  th e  I ' s  p o s it io n  i s  g iv en  to  th e dot generator, dots would be
placed on the screen  in  .01 inch increm ents. P rovision  was a ls o  made
so th a t dots can be placed a t every second or every fou rth  ra ster
1 1
p o s it io n , thus allow ing dots to  be placed a t 50 or 25 inch  in te r ­
v a ls ,  r e sp e c t iv e ly , on th e  screen . Furthermore, p ro v ision  was made 
to  generate a s e r ie s  o f d ots in  th e  same d ir e c t io n  using th e same 
data word by in d ic a tin g  a number of r e p e t it io n s .
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
5Figure iA i s  an example of a X which i s  an increm ent X in  the  
4 ' s  p o s it io n  w ith  a r e p e t it io n  of 1. Thus a s in g le  dot i s  generated  
which i s  placed ^ ra ster  u n its  in  th e p o s it iv e  X d ir e c t io n  from th e  
o r ig in a l p o s it io n  o f the beam. A s in g le  decrement in  th e I  I ' s  po­
s i t io n  i s  shown in  Figure IB. Here the dot i s  placed 1 ra ster  u n it in  
the negative Y d ir e c t io n  from th e o r ig in a l beam p o s it io n . A combined 
displacem ent in  th e X and I  d ir e c t io n , as w e ll as a r e p e t it io n  o f 2 , i s  
shown in  Figure 1C. In  t h is  case th e f i r s t  dot i s  d isp la ced  2 r a ste r  
u n its  in  the p o s it iv e  X d ir e c t io n  and ^ r a ste r  u n its  in  th e  p o s it iv e  Y 
d ir e c t io n  from th e  o r ig in a l beam p o s it io n . The second dot i s  placed 2 
r a ste r  u n its  in  th e p o s it iv e  X d ir e c t io n  and 4 ra ster  u n its  in  th e p osi­
t iv e  Y d ir e c t io n  from th e f i r s t  d o t.
Before an explanation  o f the c ir c u i t  i s  begun, a b r ie f  explan­
a tio n  o f the word format w i l l  be g iv en . Figure 2 shows th e b i t  con fig ­
u ra tion  fo r  both th e in s tr u c t io n  and the data words. From the diagram 
i t  i s  seen th a t whenever a code 42xx i s  encountered, th e dot generator  
i s  in i t ia t e d .  The l a s t  two b i t s  of the in s tr u c t io n  word are used for  
in t e n s it y  control and w i l l  th erefo re  be d iscu ssed  in  th e  next chapter.
The data word con ta in s a l l  th e inform ation fo r  c o n tr o llin g  the dot gen­
era to r . B its  2 through 5 in c lu s iv e ly , con ta in  the number of dot segments 
to  be generated . B it  6 in d ic a te s  i f  the X counter i s  to  be incremented  
or decremented, and b i t s  7 and 8 in d ic a te  i f  the count i s  to  take p lace  
in  th e one, two, or fo u r 's  p o s it io n . S im ila r ly , b i t s  9 to  11 con ta in  
the required inform ation  fo r  th e Y counter.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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INSTRUCTION WORD 
B i t  Number
0 1 2 3 4 5 6 7 B 9 10 11
...... 1......  T
1 0 
1 1
0
.......1........1".......
0 1 0  
1 1
t 1 1
i t 1
INT.
1
2 X X
DATA WORD
B i t  Number
0 1 2 3 * 5 6 7 s 9 10 11
1
1
R
' r  '"“t ......
E P T
_ L ....... 1....
........ i..."" "T ..
S A X  
.......1..... ...i
s
r .. r “
A Y
I .. 1......
KEPT -  0 to  15 -  Number of  d o t s
S 0 ; Count up 1 ; Count down
A X ;  a Y -  00 No Count
• 01 -  Count i n  l ' s  p o s i t i o n
10 -  Count in  2 ' s  p o s i t i o n
11 -  Count in  4-'s p o s i t i o n
F igure  2
I n s t r u c t i o n  and Data Word C o n f ig u r a t io n
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8B a s ic a lly , th e  dot generator c o n s is ts  o f a c lo ck , down counter,
(segment co u n ter), decoding g a te s , an up/down counter and D/A con- 
(6)
v e r ter  as shown in  Figure 3» When a dot in s tr u c t io n  i s  encountered, 
a f la g  i s  s e t  up to  in d ic a te  th a t th e  dot generator i s  to  be in i t ia t e d .  
Sh ortly  a f te r  th e  f la g  i s  s e t ,  a "load data" p u lse  i s  sen t to  th e gen­
era to r . At t h i s  tim e th e  segment counter i s  loaded w ith  th e  number o f  
dot segments th a t are to  be generated . Sim ultaneously w ith  t h i s ,  th e  
decoding c ir c u itr y  i s  loaded w ith  th e  required inform ation  to  in d ic a te  
i n  what p o s it io n  th e up/down counters are to  be incremented or decre­
mented, When a l l  th e  data has been loaded th e  c lock  i s  in i t ia t e d  by  
th e  delayed load  data p u lse , and th e  production o f  th e d o ts  i s  begun.
The segment counter counts u n t i l  i t  reaches zero , and a t  th a t tim e th e  
c lo ck  i s  stopped and. a f la g  i s  s e t  to  in d ic a te  th a t more data i s  re­
quired , The process o f loading data and producing d ots continues u n t i l  
a new in s tr u c t io n  i s  encountered.
2 .2  Implement a t i  on
The a ctu a l c ir c u i t  was constructed  o f D ig ita l  Equipment Corpor-
(3)
a t io n  *R' s e r ie s  modules, using n egative HAM) lo g ic ,  in  which "0" v o lt s  
rep resen ts a ‘fa ls e "  and "-3" v o lt s  rep resen ts a "true". However, for  
th e  sake o f  c la r i t y ,  th e operation  o f th e  c ir c u i t  w i l l  be exp la in ed , 
using AND/OR lo g ic .
A diagram o f th e  dot generator c ir c u it  using AND/OR lo g ic  i s  
g iv en  in  Figure 4 .  Whenever an in s tr u c t io n  word i s  decoded by th e  core 
re fre sh  c ir c u itr y , a c lea r  pu lse i s  sen t to  a l l  th e  generator con tro l 
f l a g s .  In  th e  case o f th e  dot generator, t h i s  same c lea r  p u lse  i s  used
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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11
to  c lea r  the decoder b u ffer  r e g is te r  (DR) so th a t i t  i s  ready to  re­
c e iv e  inform ation i f  the dot generator has been s e le c te d . I f  i t  i s  a 
dot in s tr u c t io n  Ijts  a fte r  th e c lea r  pu lse was sen t, a 100 ns pu lse i s  
sen t to  th e dot con tro l f l i p  f lo p  (CFF) s e t t in g  i t  to  th e 1 s t a t e .  
Approximately hOOns la te r  a read data pu lse i s  sen t to  th e dot gener­
a tor  which loads th e required inform ation from th e  data b u ffer  r e g is te r  
(DBR) in to  th e segment counter (SC) and th e  decoder b u ffer  r e g is te r  (DR). 
This same pulse a lso  s e ts  th e  data s ta tu s  f l i p  f lo p  (SFF) to  in d ic a te  
th a t no more data i s  required and s ta r ts  th e  c lock  which i n i t i a t e s  the  
segment counter.
The c lo ck  output i s  gated to  th e  decoder which s e le c t s  th e  po­
s i t io n  in  which th e count i s  to  take p lace fo r  both th e X and X dot 
counters. The decoder a ls o  in d ic a te s  th e  d ir e c t io n  in  which th e  count 
i s  to  take p la ce . The decoding i s  done by using a s e r ie s  o f "AND” g a tes  
fo r  which only one in  each o f the X and X d ir e c t io n s  has th e proper 
in p u ts so as to  tu rn  i t  on.
A10 b i t  up/down counter and D/A converter was a lso  needed fo r  
th e generation  o f A/N characters? however, in  order to  save d u p lica tin g  
the. c ir c u itr y , p rov ision  was made so th a t the dot generator could use 
th e same counters and D/A con verters. Thus the output o f the decoder 
i s  sen t to  the appropriate p o s it io n  in  th e A/N up/down counter. I t  
should be noted th a t t h is  same counter has been denoted as th e  "dot 
counter" when used in  referen ce to  th e dot generator. Sim ultaneously  
w ith th e sending o f the p u lse  to  th e dot counter, in t e n s i t y  p u lses  are 
sen t to  the in t e n s it y  c ir c u i t  which produce the uriblanking p u lses
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which are required, to  generate d ots on th e CRT. When th e  segment counter 
reaches zero , th e  c lo ck  i s  d isa b led  and th e data s ta tu s  f l i p - f l o p  (SFF)
i s  c leared  to  the "0"s ta te , in d ic a tin g  th a t e ith e r  more data should be
sen t t o  the dot generator, or a new generator should be in i t ia t e d ,
2 .3  R esu lts and Conclusions
An eq u iva len t o f th e  above-mentioned c ir c u i t  using "NAND" lo g ic  
was implemented and connected to  th e refresh  core . This c ir c u i t  was t e s ­
te d  and performed as expected , A sample o f th e output from th e  dot gen­
erator  i s  g iv en  in  Figure 5* Figure %. i s  a s e r ie s  o f 3 squares. Each 
s id e  of the ou tsid e  square was constructed  by increm enting or decrement­
ing th e  counter as required , 15 su ccessiv e  tim es in  th e  ^ ’ s count p o si­
t io n .  S im ila r ly  th e inner squares were generated using 15 r e p e t it io n s  
in  th e  2 's  and l* s  count p o s it io n . Figure 5B i s  an approximate c ir c le  
which was drawn with th e dot generator, in d ica tin g  th e  f l e x i b i l i t y  of 
th e dot mode. There are a ls o  some alphanumeric characters on th e  d ia ­
gram to  show th a t  both th e dot and A/N generators can use th e same 
counters and D/A converters w ithout any c o n f l i c t .  Figure 5C in d ic a te s  
th a t th e  dot generator can a ls o  produce l in e s  a t  various a n g le s . Thus 
i t  can be concluded th a t th e dot generator has been su c c e s s fu lly  imp­
lemented s in ce  i t  fu n ction s as requ ired .
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CHAPrER I I I  
The In te n s ity  C ircu it
3 .1  In trodu ction
There are b a s ic a l ly  two methods o f ach ieving Z -axis modulation  
on most d isp la y  tu b es. One method i s  to  use pu lse width m odulation, 
which a llow s th e  br igh tn ess o f the d isp la y  to  be varied  by changing th e  
width of th e uhblanking p u lses w hile th e pu lse amplitude i s  h eld  con stan t. 
'When using t h is  method, the in t e n s it y  becomes b r ig h ter  as th e pulse be­
comes w ider. The other method th a t i s  commonly used i s  pu lse amplitude 
m odulation. The pu lses in  t h is  case are a constant width and the in te n ­
s i t y  i s  varied  by in crea sin g  or decreasing th e pulse am plitude. As the  
p u lse amplitude in c r ea se s , the in t e n s it y  in c r ea se s .
In  th e case o f  th e  d isp la y  being b u ilt  a t the U n iv ersity  o f  
Windsor, th e choice o f in t e n s if ic a t io n  methods a v a ila b le  was lim ite d  by 
th e A /N  generator. The generator, according to  d esign  s p e c if ic a t io n ,  
was to  operate a t a frequency o f 2 m egacycles, which means th a t the rep­
e t i t io n  period i s  500 nanoseconds. However, due to  th e ch oice o f the D /A  
converter th a t was used in  th e A /N  generator, 3 0 0  nanocycles are re­
quired fo r  the D /A  converters to  s e t t l e  to  th e ir  f in a l  v a lu e s . This a l ­
lows only 200 nanoseconds fo r  th e in t e n s i f ic a t io n  to  take p la ce , thus 
e f f e c t iv e ly  elim in ating  th e  p o s s ib i l i t y  of using pulse width modula­
t io n , as t h is  i s  not tim e enough to  generate 3 d is t in c t  in t e n s i t y  l e v e l s .
3 . 2  I n t e n s i t y  S e l e c t i o n
From the sp e c if ic a t io n s  g iven  by Tektronex Incorporated, fo r  the
o sc il lo sc o p e  being used fo r  the d isp la y , i t  was found th a t negative p u lses
(*0between 3 and 50 v o lts  would brigh ten  th e beam. In  order to  obtain  
th ree d is t in c t  in t e n s i t y  le v e ls  fo r  th e d isp la y , i t  was required th a t the
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in t e n s i t y  c ir c u i t  provide uriblanking p u lses o f 3 d if fe r e n t  l e v e l s  between 
3 and 50 v o l t s .  This was achieved by using a v o lta g e  d iv id er  to  s e le c t  
th e required uhblanking pu lse am plitude. Uriblanking p u lses are then mod­
u la ted  onto t h i s  l e v e l ,  and r e su lt in g  p u lses are am p lified  to  th e required  
v a lu e .
Figure 6 i s  a diagram of th e  c ir c u it  used fo r  in t e n s it y  s e le c t io n .  
A -15  v o lt  supply already e x is te d  in  th e PDP-8/S  computer so i t  was used 
to  supply power to  the vo lta g e  d iv id er . However, the f u l l  i5  v o lt s  could  
not be used because the sw itches used in  th is  c ir c u i t  were D ig ita l  Equip­
ment corporation "A" s e r ie s  e le c tr o n ic  sw itches which were capable o f 
sw itching a maximum of 10 v o l t s .  Thus, a k.YK  dropping r e s is to r  and a 
zener diode were used to  provide the 10 v o lt  supply needed to  f a c i l i t a t e  
th e  sw itch es. Two %  potentiom eters (P i and P2) were th en  connected in  
s e r ie s  w ith th e 4.7K r e s is to r  to  ground, to  complete th e  vo lta g e  d iv id e r .
Various p o te n tia ls  between 0 and -1 0  v o lt s  could now be s e le c te d  
from th e above mentioned c ir c u i t .  The f u l l  10 v o lt s  was connected to  one 
s id e  o f the s in g le  pole s ir g le  throw e le c tr o n ic  sw itch SIVI, thus providing  
th e p o te n tia l required to  create  maximum beam in t e n s if ic a t io n .  The centre  
taps o f potentiom eters Pi and P2 were connected to  one s id e  o f sw itches  
SW2 and SW3 r e s p e c t iv e ly . These sw itches provide fo r  the s e le c t io n  of 
normal or dim in t e n s i t i e s .  The second s id e  o f the sw itches are common 
and provide th e output o f the in te n s ity  s e le c t io n  c ir c u i t .
The potentiom eters add f l e x i b i l i t y  to  the system by allow ing  
some con tro l over th e  beam b righ tn ess when e ith e r  th e normal or dim in ­
t e n s i t i e s  have been s e le c te d . A second advantage l i e s  in  th e  fa c t  th a t  
when a new CRT i s  added to  the term inal th e same in t e n s it y  s e le c t io n
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c ir c u itr y  can bo used by sim ply ad justin g  the potentiom eters to  compen­
sa te  fo r  th e  d if fe r e n t  CRT phosphor.
The a c tu a l s e le c t io n  o f in t e n s i t y  takes p lace in  th e  fo llow in g  
manner. Each tim e an in s tr u c t io n  p u lse  i s  sen t to  any o f th e  th ree  gen­
e ra to rs , b i t s  10 and 11 o f th e  in s tr u c t io n  word are loaded in t o  th e  
I n te n s ity  B uffer R egister  (IBR) • The “AND" g a tes  fo llo w in g  th e  IBR de­
code th ese  two b i t s  according to  th e  scheme shown in  Table 1 and c lo se s  
th e appropriate sw itch (SWl, SW2, or SW3) s e le c t in g  th e required in t e n ­
s i t y .  I f  a blanked in t e n s it y  i s  chosen, none o f th e sw itches are c lo sed , 
thus y ie ld in g  a zero l e v e l  output from th e sw itch es.
At t h i s  poin t in  th e c ir c u i t ,  compensation i s  introduced fo r  
th e  in c o n s is te n c ie s  in  th e  A/N gen erator. The output o f  th e  above- 
mentioned v o lta g e  d iv id er  does not go d ir e c t ly  to  th e p u lse  am p lifier ;  
in s tea d , i t  becomes th e  input to  a second v o lta g e  d iv id er  th a t  ca rr ie s  
out th e compensation fo r  th e  A/N gen erator. Switches SWf, SW5 and SW6 
in  t h i s  case are co n tro lled  by th e A/N generator when i t  i s  in  u se .
I f  a la rg e  l e t t e r  i s  being drawn on th e  CRT, SW^  i s  c lo se d , applying th e  
f u l l  output p o te n tia l from th e in t e n s i t y  s e le c t io n  c ir c u i t  to  th e  pu lse  
a m p lif ie r . This causes th e  d ots composing th e  l e t t e r  t o  be b r igh ter  
than normal, thus compensating fo r  th e  fa c t  th a t th e dots are spread 
farth er  apart than normal. When normal s iz e  characters are being drawn, 
SW5 i s  c lo sed  applying th e normal in te n s ity  p o te n tia l to  th e  pu lse amp­
l i f i e r .  This p o te n tia l i s  s l ig h t ly  lower than th a t used when la rg e  l e t ­
t e r s  are being drawn, as th ere  i s  a vo lta g e  drop across th e  potentiom eter  
P3» When small l e t t e r s  are drawn, SW6 i s  c lo se d , thus causing a smal­
l e r  than normal in t e n s it y  pu lse to  be crea ted . This has th e  e f f e c t  o f
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I n t e n s i t y  B i t s  9 and 10
B i t s  9 and 10 I n t e n s i t y
00 Normal
01 Dim
10 B right
11 Blanked
Vector  S e l e c t i o n  B i t s  7 and 8
B i t s  7 and g V ector  Type
01 Dot a t  Tip of Vector
10 Dash L ine
11 S o l id  L ine
Table  1
I d e n t i f i c a t i o n  of B i t  P o s i t i o n s
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reducing th e  b r ig h tn ess  o f  th e  l e t t e r  being drawn, which otherw ise ap­
pears to  be very b r igh t due to  th e  increased  packing d e n s ity  o f th e  d o ts .
P rovision  was a lso  made so th a t th e  normal sw itch  SW5 i s  c lo sed  
when any generator other than th e  A/N generator i s  in  u se . The A/N s ta tu s  
f l i p  f lo p  (A/N FF) was used to  achieve t h i s  end. Whenever th e A/N gen­
erator i s  in  use t h i s  f l i p  f lo p  i s  s e t  to  th e  "1" s t a t e ,  thus g iv in g  th e  
A/N generator con tro l o f  th e compensation network. However, when th e  A/N 
generator i s  not in  use, th e A/N f l i p  f lo p  i s  cleared  to  th e  "O'’ s ta te ,  
thus e f f e c t iv e ly  b locking th e  s ig n a ls  from th e A/N gen erator. Switch SW5 
i s  a ls o  forced  to  c lo se  and sw itches SW^  and SW6 are forced  to  open i f  
th ey  were c losed  p rev io u sly . In  th e  case o f th e A/N and dot gen erators, 
th e  unblanking p u lses  from th e generators are sen t d ir e c t ly  to  th e  pulse  
am p lifier  (PA 1 ) , where th ey  are modulated w ith  th e  s e le c te d  in t e n s it y  
l e v e l ,  thus crea tin g  th e required  unbl&nking p u lse s . A fu rth er  d escr ip ­
t io n  o f th e p u lse  am p lifier  w i l l  be g iv en  in  th e next s e c t io n  o f t h is  
chapter.
I t  should be noted th a t a d d itio n a l inform ation  i s  required  by 
th e in t e n s it y  c ir c u it  when a vector  i s  being drawn. Thus, whenever a 
VECTOR in s tr u c t io n  i s  g iv en , b i t s  7 and 8 o f th e  in s tr u c t io n  word are 
a lso  loaded in to  th e  IBR. These b i t s  con ta in  inform ation  perta in in g  to  
th e  type o f  vector  to  be drawn. The coding o f th ese  two b i t s  i s  g iven  
i n  Table 1.
The operation  o f th e  vector  p u lse  am p lifier  (PA 2) i s  s l ig h t ly  
d if fe r e n t  from th e  operation  o f th e  DOT, A/H p u lse  a m p lif ie r . The out­
put o f  th e  in te n s ity  co n tro l c ir c u i t  i s  connected to  one s id e  o f an
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e le c tr o n ic  sw itch (SW?)• The other s id e  o f th e  sw itch i s  connected to  
th e  inp ut o f th e  vecto r  pu lse am plifier#  This sw itch i s  operated by 
tr ig g e r  p u lses  from variou s p o in ts  in  th e vecto r  c ir c u itr y , depending 
on what type o f vector  i s  being drawn. These p u lses are th en  am p lified  
to  th e  required l e v e l  by th e  vector  pu lse a m p lif ie r .
The most commonly used vecto r  i s  th e s o l id  lin e#  I n t e n s i f i ­
ca tio n  o f t h is  type o f  vector  i s  achieved by c lo s in g  SW? and holding i t  
clo sed  fo r  th e  f u l l  len g th  o f  tim e th a t th e vector  i s  being generated .
This c rea te s  one uhblanking p u lse  which b righ ten s th e  beam throughout 
th e  f u l l  displacem ent o f th e  beam, thus creatin g  a s tr a ig h t l i n e .  A sec­
ond type o f  vecto r  i s  th e  dashed lin e #  I n te n s ity  p u lses  fo r  t h is  type  
o f  vector  are produced by using th e  output o f  b i t  1 o f  th e "timer counter" 
to  operate th e sw itch . A more d eta iled , d e scr ip tio n  o f th e  "timer counter" 
w i l l  be g iv en  in  th e  next chapter. By using th e output o f  th e  counter 
as tr ig g e r  p u lse s , th e  sw itch i s  rep eated ly  c lo sed  fo r  a period o f  tim e, 
and th en  opened fo r  th e  same period o f tim e, thus creatin g  a dashed l i n e ,  
as th e  pu lse  am p lifier  i s  co n tin u a lly  being turned on and o f f .  The l a s t  
type o f  vector  i s  a blanked vector  th a t has a dot a t  th e  end o f  i t  to  
in d ic a te  where th e  vecto r  ended. I n te n s if ic a t io n  o f  t h i s  type o f vector  
i s  achieved by blanking th e  Z -axis u n t i l  th e  vector  i s  com plete, and then  
one in t e n s it y  pu lse i s  sen t to  th e  Z -ax is , crea tin g  one dot a t  th e  end 
o f th e v e c to r . The l a s t  pu lse from th e "timer counter" i s  used to  erea te  
t h is  uhblanking pu lse by momentarily c lo sin g  sw itch 7 ,
One further fea tu re  o f  th e  in t e n s it y  c ir c u i t  remains to  be men­
tio n ed . This i s  th e in t e n s it y  override fea tu re  which i s  a v a ila b le  only
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when th e vector generator i s  in  u se . This c ir c u it  a llow s blanked v ecto rs  
to  be drawn by th e  vector  generator even though an unblanked in t e n s it y  has 
been sp e c if ie d  by th e in t e n s it y  c ir c u i t .  B it  1 o f the second data word 
fo r  th e  vector generator co n tro ls  the use o f t h is  o p tion . I f  t h i s  b i t  
i s  a 1 , the output o f th e in t e n s i t y  s e le c t io n  c ir c u it  i s  overriden, and 
a blanked vector i s  drawn. This option  was incorporated fo r  the conven­
ien ce  o f the programmer, as i t  a llow s one to  switch from blanked to  un­
blanked in t e n s i t ie s  w ithout g iv in g  a new in s tr u c t io n  each time t h is  i s  
done. An added advantage l i e s  in  the fa c t  th a t th is  fea tu re  a lso  saves 
core space as ex tra  in s tr u c t io n  words are not required fo r  changing in ­
t e n s i t i e s .
3 .3  Pulse A m plifiers
( i )  Dot and A/N Pulse A m plifier
A schem atic diagram of th e p u lse  am p lifier  th a t was designed for  
th e DOT and A/N generators i s  g iven  in  Figure 7 . T ran sistors and Q£ 
and th e ir  a sso c ia ted  em itter  r e s is to r  each form em itter  fo llo w ers  which 
were b u i l t  to  prevent load ing  of the in te n s ity  s e le c t io n  c ir c u i t ,  and th e  
tr ig g e r  c ir c u i t s ,  r e sp e c t iv e ly . Once th e d esired  in t e n s it y  l e v e l  has 
been se le c te d  by th e  in t e n s it y  con tro l c ir c u i t ,  a corresponding D. C. 
v o lta g e  i s  ap p lied  to  th e  base of tr a n s is to r  Q^. Since t h is  tr a n s is to r  
i s  in  the em itter  fo llow er  con figu ration , t h is  D. C. v o lta g e  i s  trans­
m itted  to  th e em itter  of tr a n s is to r  Q^ » and a ls o  to  th e base o f th is  
tr a n s is to r  through the 3»9 K r e s is t o r .  Since th e base and em itter  of 
t h i s  tr a n s is to r  are a t approxim ately th e same p o te n t ia l , t h is  tr a n s is ­
to r  i s  b iased  o f f  and does not conduct. Diode D i  was included in  th e
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c ir c u i t  to  provide i s o la t io n  between th e  em itter fo llo w er  (Q^) and th e  
tr a n s is to r  sw itch (Q^)»
Trigger p u lses which are created  by th e  appropriate generator  
are app lied  to  th e  base o f  tr a n s is to r  Q2 and are tran sm itted  to  th e  base  
o f  tr a n s is to r  Q3 through th e coupling capacitor C »^ These tr ig g e r  p u lses  
are p o s it iv e  going p u lses  which turn  tr a n s is to r  Q-j'fen", causing i t  to  
conduct. This causes a p u lse  to  be ap p lied  to  th e  base o f  tr a n s is to r  Q ,^ 
which in  conjunction  w ith  tr a n s is to r  Q^, makes up a pu lse a m p lif ie r . 
T ran sistor Q5 and i t s  a sso c ia te d  em itter  r e s is to r  c o n s t itu te  another emit­
t e r  fo llow er  which provides i s o la t io n  between th e  pu lse a m p lifier  and th e  
Z -axis o f  th e  o s c il lo s c o p e . The em itter  o f  tr a n s is to r  i s  connected  
to  diode D2, shown in  Figure 8 , which i s  one h a lf  o f  a diode "OR" g a te ,  
which in  turn i s  connected to  th e Z -ax is  o f  th e  o s c il lo sc o p e .
( i i )  Vector Pulse A m plifier
The p u lse  am p lifier  used by th e  vector generator i s  s l ig h t ly  
l e s s  com plicated than th e  dot and A/N pu lse a m p lif ie r . The reason fo r  
t h i s  l i e s  in  th e  fa c t  th a t th e  in t e n s it y  l e v e l  and uhblanking p u lses are  
modulated in  th e  in t e n s it y  s e le c t io n  c ir c u itr y , so th a t th e  pu lse ampli­
f i e r  merely a m p lifie s  th e  p u lses to  th e  required p o te n t ia ls .  Figure 8 i s  
a schem atic diagram o f th e  pu lse a m p lifier  used by th e  v ecto r  generator. 
T ran sistors Qj. and Q2 and th e ir  a sso c ia te d  c ir c u itr y  comprise th e  actu a l 
a m p lif ie r . T ran sistor Q3 and i t s  a sso c ia ted  em itter  r e s is t o r  are con­
nected in  th e em itter  fo llo w er  co n figu ra tion  to  provide i s o la t io n  between  
th e  p u lse  am p lifier  and th e  Z -a x is . Diode D 1 i s  th e  second h a lf  o f  th e  
diode "OR*' ga te  emntioned e a r l ie r ,  which combines th e  two p u lse  a m p lifier s
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so th a t th ey  can be connected to  the Z -a x is .
3 .4  R esu lts and Conclusions
The above mentioned pu lse a m p lifiers  were constructed  and mounted 
on D ig ita l  Equipment Corporation "blank modules" to  f a c i l i t a t e  rack mount­
in g . An equ iva len t o f th e  diagram shown in  Figure 6 was constructed  using  
"HAND''logic, and t h is  c ir c u i t  along w ith the pu lse a m p lifier s  was con­
nected to  the computer term inal th a t was being b u i l t .
The in t e n s it y  s e le c t io n  c ir c u itr y  was te s te d  and found to  operate  
properly . That i s ,  when in s tr u c tio n s  were g iven  to  s e le c t  NORMAL, DIM, 
BRIGHT or BLANKED in t e n s i t i e s ,  th e appropriate c ir c u itr y  was in i t ia t e d .  
A lso , when the A/N generator was being used, th e compensating c ir c u i t s  
were s e le c te d  as expected , However, i t  was found th a t when 50 v o lt  un­
blanking p u lses were used, th e d isp la y  tended to  defocus, making th e  
d isp la y  b lu rry . A c lea r  d isp la y  was obtained by reducing th e  in te n s ity  
p u lses to  30 v o l t s .  However, t h is  red uction  elim in ated  th e p o s s ib i l i t y  
of having th ree d is t in c t  in t e n s it y  l e v e l s  fo r  th e  present tim e, s in ce  
approxim ately 20 v o lt s  was required t o  in te n s ify  th e beam w ith  such a 
short p u lse . This meant th a t th ere was only a 10 v o lt  change between 
th e dim and b righ t in t e n s it y  l e v e l s ,  and t h is  was not enough to  crea te  
three d is t in c t  b righ tn ess l e v e l s .  Since the s e le c t io n  c ir c u i t  operates  
as expected, only a few changes w i l l  have to  be made to  obtain th e three 
l e v e l  in t e n s i f ic a t io n  when a d isp la y  tube on which the astigm atism  may 
be adjusted , i s  obtained.
S o lid  l in e s ,  dashed l in e s  and blanked l in e s  w ith  a dot a t  th e  top  
were su c c e s s fu lly  d isp layed  on th e  CRT, thus in d ic a tin g  th a t th e vector
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in t e n s i f ic a t io n  c ir c u i t s  are operating properly . The in t e n s it y  override  
c ir c u i t  was a lso  te s te d  and found to  operate as expected . Whenever b i t  1 
o f th e  Y coordinate data word was a 1, a blanked vector was drawn, no mat­
te r  what in te n s ity  had been chosen by th e in te n s ity  s e le c t io n  c ir c u itr y ;  
and whenever th a t b i t  was a 0 , th e in te n s ity  s e le c t io n  c ir c u i t  had con­
t r o l  o f th e b r ig h tn ess . Thus i t  i s  concluded th a t the in t e n s it y  c ir c u i t s  
were s u c c e s s fu lly  constructed .
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CHAPTER IV
The Vector Generator
^ .1  In trod u ction
There are b a s ic a l ly  two methods commonly used to  generate a
v e c to r . One method u ses prim arily  d ig i t a l  c ir c u itr y , w h ile  th e  other 
uses prim arily  analog c ir c u itr y .  The d ig i t a l  method produces v ecto rs
p r in c ip le  th a t i f  a f ix e d  tim e i s  allow ed to  generate a v ecto r , th e  
r a t io  o f th e beam v e lo c ity  in  th e Y d ir e c t io n  to  th e  beam v e lo c i t y  in  
th e  X d ir e c t io n  i s  th e s lop e o f th e l i n e .  A sim ple 4- stage  b inary ra te  
m u ltip lie r  i s  shown in  Figure 9» The operation  o f t h i s  c ir c u i t  can b est  
be explained by use o f an example which in  t h is  case w i l l  be a l in e  w ith  
s lop e 5/ 8 .
In  order to  draw a v e c to r , a s e r ie s  o f  p u lses  must be sen t to  the  
p o s it io n  counters which cause th e  beam to  be d isp la ce d . The inp ut pu lse  
t r a in  i s  sen t d ir e c t ly  to  th e  X p o s it io n  counter and a ls o  to  th e  BRM, 
which produces th e  p u lses th a t are sen t to  th e Y p o s it io n  counter. Since  
t h i s  l in e  i s  t o  have a s lop e o f 5/ 8 , th e  b inary eq u iva len t o f t h i s  slop e  
which i s  1010, i s  loaded in to  th e proportion s e le c to r .  This i n  tu rn  en ­
a b les  th e  "AND" g a tes  which are connected to  th e "0" s id e  o f th e  BRM f l i p  
f lo p  i  and f l i p  f lo p  3» Thus as th e input p u lses increm ent th e  BRM coun­
t e r ,  th e  "0" to  "1" tr a n s it io n s  o f  FFl and FF3 are transm itted  v ia  th e AND 
g a te  and combining "OR" gate  to  th e  Y p o s it io n  counter. S ince only two 
o f th e  AND g a tes  a sso c ia ted  w ith  th e  BRM are enabled by th e  proportion  
s e le c to r  fo r  every 16 inp ut p r is e s , on ly  10 p u lses  are output by th e  BRM. 
Thus a l in e  w ith  slop e 5 /8  i s  generated as shown i n  Figure 10.
by use o f a b in ary  r a te  m u lt if l ie r The BRM operates on th e
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A c lo se  exam ination of Figure 10 rev ea ls  th a t th e Bill'd gen erates  
a s ta ir c a se  th a t on ly  approximates the id e a l  s tr a ig h t l i n e 1, ©cod herein l i e s  
one o f th e inh erent fa u lt s  w ith t h is  method of vector  g en era tion . A sec­
ond problem i s  th e  error introduced when th e slop e o f th e l in e  i s  conver­
ted  in to  a f r a c t i o n a l  b inary number in  order to  be com patible w ith th e  
proportion s e le c to r . The r e so lu t io n  of th e slope value which i s  app lied  
to  th e  proportion se le c to r  c ir c u itr y  depends on th e  BRM counter s iz e ,  
sin ce  each b i t  o f th e  slop e value i s  a sso c ia ted  w ith one stage o f the  
counter. However, in  most ca se s , t h i s  i s  not too  ser io u s  a problem, fo r  
i f  a 10 b i t  r e g is te r  i s  used, i t  rep resen ts an error o f .1 $ . One other
problem th a t a r is e s  in  t h is  type of vecto r  generator i s  the fa c t  th a t i t
tends to  be slow , s in ce  a s e r ie s  o f counters are used to  generate th e  
v e c to r . The slow ness o f th e  BRM i s  i t s  most important f a u l t .
Because o f th e above mentioned reasons , i t  was decided to  use 
analog techniques rather than d ig i t a l .  However, a c e r ta in  amount of 
d ig i t a l  c ir c u itr y  was required  s in ce  th e data output from th e core i s  in  
d ig i t a l  form. This data must be changed to  analog form and t h is  i s  per­
formed by using th e  D/A converters mentioned in  Chapter I I .  Due to  th e
fa c t  th a t 10 b i t  r e g is te r s  were used in  conjunction  w ith  th e D/A con­
v e r te r s , 2 data words were required by th e  vector gen erator. The f i r s t  
data word i s  th e X coordinate word and con ta in s the inform ation  required  
by th e X d e f le c t io n  c ir c u itr y , w hile th e  second word con ta in s th e in fo r ­
mation required by th e I  d e f le c t io n  c ir c u itr y .  Each word con ta in s the  
coordinate o f th e  end poin t o f  th e vector  r e la t iv e  to  th e  o r ig in  which i s  
lo c a te d  a t th e  lower l e f t  hand s id e  o f th e  CRT. These coord inates are  
changed from ab so lu te  to  r e la t iv e  coord inates by th e  analog c ir c u i t s .
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A more complete d e sc r ip t io n  w i l l  be g iven  in  th e  next s e c t io n  o f  th e  t h e s i s ,
4 ,2  Analog Vector Generator
(1) Control C ircu it
Figure 11 i s  a diagram o f  th e  vector con tro l c ir c u i t r y .  This 
c ir c u i t  d ir e c t s  th e loading o f th e  X and Y D/A converter r e g is t e r s ,  and 
a lso  co n tro ls  th e opening and c lo s in g  o f many o f th e sw itches used i n  th e  
analog c i r c u i t .  Previous to  sending th e  mode s e le c t io n  p u lse , a c lea r  
pulse i s  sen t out by th e  core c ir c u itr y .  T his pu lse c le a r s  th e c o n tro l, 
s ta tu s , load  and c lock  con tro l f l i p  f lo p s  (CFF, SFF, LFF and CCFF), This 
pu lse has i n i t i a l i z e d  th e system so th a t th e  TROE sid e  o f  a l l  th e  f l i p  
f lo p s  are in  the "0" s t a t e .
I f  th e vector  mode has been s e le c te d , a pu lse i s  sen t to  th e  con­
t r o l  f l i p  f lo p  (CFF) which s e t s  t h i s  f l i p  f lo p  to  th e " t "  s t a t e .  Approxi­
m ately 400ns la te r  th e  load  data p u lse  i s  rece iv ed  which s e t s  th e s ta tu s  
f l i p  f lo p  (SFF) in d ica tin g  th a t no more data i s  req u ired . This pu lse i s  
a ls o  transm itted  through "AM)" ga te  number 1 to  PA 1, which produces a 
pu lse th a t loads th e temporary X r e g is te r  and a lso  c lea r s  th e  SFF, in d i­
ca tin g  th a t more data i s  required . This same pu lse i s  delayed u n t i l  th e  tem­
porary X r e g is te r  has been loaded , and then i s  used both to  complement th e  
load  f l i p  f lo p  (LFF), and to  c lea r  th e  X and Y D/A converter r e g is t e r s .
About 8 ,^/s a f te r  th e  SFF has been c leared  a second load  data pu lse i s  rece ­
iv e d , T his pulse s e t s  the SFF to  in d ic a te  th a t no data i s  required and i s  
a ls o  transm itted  through "AKD" g a te  number 2 to  PA2 which produces th e  pu lse  
used to  load  the X and Y r e g is te r s  and c le a r s  th e temporary X r e g is t e r .  The 
pu lse produced by PA2 i s  delayed and sen t to  th e c lo ck  co n tro l f l i p  f lo p  (CCFF) 
which in i t i a t e s  the c lo ck . As b e fo re , a complementing p u lse  i s  sen t to
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th e  LFF so th a t i t  i s  again  ready to  load  th e temporary X r e g is t e r .
At t h i s  tim e th e c lo ck  begins sending out p u lses  a t  a r a te  o f  
375 KHz, These p u lses  increment th e  tim er counter which i s  a 6 b i t  counter 
c o n s is t in g  o f FFl to  FF6 . The counter i s  designed so th a t i t  r e s e t s  a t  a 
count o f 39 and stop s th e c lo ck  by s e t t in g  th e  CCFF to  th e  1 s t a t e .  We 
should note th at th e  tim er counter co n tro ls  most o f  th e  sw itches used in  
th e  analog c ir c u i t ,  and a lso  co n tro ls  th e  len g th  o f tim e th a t th e in t e ­
grators are allowed to  operate. S ince th e  counter i s  pu lsed  a t a r a te  o f  
375 KHz, i t  tak es approxim ately lO y^us to  complete i t s  count. This i s  the  
length  o f  tim e th a t th e analog c ir c u i t s  are in  operation  each tim e a 
vector i s  drawn,
(2) Analog C ircu it
(?) (8) ( 10)
A diagram o f th e analog c ir c u i t  th a t was used by
th e  vector  generator i s  g iven  i n  Figure 12, This c ir c u it  was b u ilt  in  
d u p lica te , as separate c ir c u i t s  were needed fo r  the X and X d e f le c t io n  
p la te s . However, both c ir c u i t s  functioned id e n t ic a l ly  and operated con­
cu rren tly . A tru th  ta b le  fo r  th e  switch operation  i s  g iv en  in  Table 2 , 
and th e  sw itch tim ing diagram i s  g iven  in  Figure 13, Since th e  operation  
of th e  c ir c u i t  i s  id e n t ic a l  fo r  both th e  dot and A/N gen erators, on ly  th e  
A/N generator w i l l  be d iscu ssed  in  th e  fo llow in g  exp lanation  o f  th e  
circuit. I n i t i a l l y ,  we w i l l  assume that a l l  th e  capacitors are discharged 
and th a t none o f th e generators are in  op eration . With th e  c ir c u i t  in  
t h i s  s ta te ,  a l l  sw itches w i l l  be opened* except S7*
I f  a vector in s tr u c t io n  i s  now rece iv ed , sw itch S6 i s  c lo sed  
fo r  7h  seconds to  sample th e  in teg ra to r  output. Due to  th e  in v er tin g
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Output
Sample 0 0 0 0 0 i l
P rev io u s  to
Vector
G eneration
1 0 0 0 0 0 l
V ector
G eneration 0 0 1 0 1 0 0
A/N, Dot, V ector 0 0 0 0 0 0 l
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proparty o f th e op eration al a m p lif ie r , th e  output o f  th e  Hold 2 c ir c u i t  
w i l l  be th e  negative o f th e in teg ra to r  output. Shortly  a f te r  th e sampling 
i s  com plete, a D. C. p o te n tia l Vi w i l l  be output by th e D/A converter and 
w i l l  appear across r e s is to r  R l, The tim er counter now b eg in s counting, 
and th e  i  count i s  gated to  sw itch S i ,  forcin g  i t  t o  c lo s e .  Since r e s i s ­
to r s  R l, R2 and R3 are o f th e  same va lu e , th e  p o te n tia l Vi from th e  D/A 
converters i s  summed w ith th e  p o te n tia l output from th e  Hold 2 c ir c u i t ,  
and th e  re su lta n t i s  stored  across capacitor C l. S ince a l l  cap acitors  
were assumed to  be i n i t i a l l y  discharged the value Vi w i l l  be stored  across  
C l, Due t o  the in v er tin g  property o f th e  op erationa l a m p lifie r , th e  out­
put from th e Hold 1 c ir c u i t  w i l l  a c tu a lly  have th e value o f  -V i , As th e  
counter continues beyond th e count o f 1, sw itches S i and S? open again  and 
sw itches S3 and S5 c lo s e .  These sw itches remain c lo sed  u n t i l  th e tim er  
reaches a count o f 39, a t  which S3 and S5 open and S7 c lo s e s .  I t  tak es  
th e  tim er counter lOC^s to  reach t h is  count, thus th e sw itch es are h e ld  
c lo sed  fo r  100//s .  The tim e constant o f th e in teg ra to r  c ir c u i t  was a ls o  
chosen t o  be 100/*s so th a t when th e  sw itches are opened, th e  output o f the  
in teg ra to r  w i l l  be e x a c t ly  th e n ega tive  o f  i t s  in p u t. That i s ,  th e  f in a l  
output p o te n tia l from th e in teg ra to r  c ir c u it  w i l l  be V i. During th e  tim e 
th a t th e  in teg ra to r  i s  in  operation  th e  beam o f th e  CRT i s  being d isp la ced  
on th e  screen , s in ce  th e in teg ra to r  output i s  connected d ir e c t ly  t o  th e  
d e f le c t io n  p la te s . I t  i s  during t h is  in te g r a tio n  time th a t th e  beam i s  
normally in t e n s if ie d  to  produce th e  required v e c to r .
In  order to  continue th e  exp lan ation  o f th e  c ir c u i t  we w i l l  
assume th a t the next word from th e  core i s  an in s tr u c t io n  word req u estin g
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th e  use o f th e A/N generator# Because th e next word i s  an in s tr u c t io n  
word, th e  vector  generator w i l l  not c lea r  th e D/A converter r e g is t e r s .  
In stea d , i t  le a v es  them as th ey  were} thus the output o f th e  D/A conver­
t e r  remains th e  same as when the vecto r  was drawn. When th e A/N generator  
b eg in s operation , sw itches S2, £&• and S6 c lo s e .  Now th e D/A converter  
i s  connected d ir e c t ly  to  th e  d e f le c t io n  p la tes  o f  th e  CRT. The A/N gen­
erator  does not c lea r  th e  D/A r e g is te r s  a s  does th e  vector  gen erator. 
Instead  i t  continues from th e p o s it io n  where th e D/A i s  p resen tly  lo c a te d .  
While th e  A/N generator i s  in  operation  th e Hold 2 c ir c u i t  i s  a ls o  in  op­
e ra t io n , This c ir c u i t  fo llo w s  the change in  output p o te n tia l from th e D/A 
converter and updates the in teg ra to r  c ir c u i t  which fo llo w s a t a slower 
r a te .  At th e  end of th e character generation , sw itches S2, and S6 
open. At t h is  poin t the c ir c u i t  has been updated to  th e new p o te n tia l  
produced by th e D/A converters w hile  th e  A/N generator was in  u se , Vfe w i l l  
c a l l  t h is  new p o te n tia l Yn. Thus th e  output o f  th e  in teg ra to r  c ir c u i t  w i l l
be Vn and th e output o f th e Hold 2 c ir c u i t  w i l l  be -Vn.
We w i l l  now assume th a t th e  next in s tr u c t io n  i s  a vecto r  in ­
s tr u c t io n . The operation  o f th e c ir c u i t  i s  much th e  same as was described  
fo r  th e f i r s t  vector  in s tr u c t io n , except th a t th e cap acitors are not d is ­
charged. As b e fo re , sw itch S6 c lo se s  to  sample th e  in teg ra to r  output and 
a new DC p o te n tia l Vi w i l l  be output by th e D/A con verter , which i s  the  
p o te n t ia l th a t  corresponds to  th e  end poin t o f  th e  vecto r  t o  be drawn.
At t h is  tim e the tim er b eg in s counting and th e 1 count c lo se s  Switch S i .
The output o f th e  Hold 2 c ir c u i t  i s  summed w ith th e  output o f th e  D/A
converter and th e r e s u lt  i s  stored  on cap acitor C l. S ince th e  output of
th e Hold 2 c ir c u i t  i s  -Vn as mentioned p rev io u sly , th e p o te n tia l output
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of th e  Hold 1 c ir c u i t  w i l l  a c tu a lly  be -(V i -  Vn). We should note th a t  
Vi -  Vn i s  a c tu a lly  th e p o te n tia l d if feren ce  between where th e  beam i s  pres­
e n t ly  and the end point o f  th e  v e c to r . As b efore , when th e  count continues  
beyond 1, sw itches S i and S7 open and sw itches S3 and S5 c lo s e .  These 
sw itch es remain c lo sed  fo r  lOOyu seconds allow ing th e  in teg ra to r  t o  in te ­
g ra te  from i t s  i n i t i a l  p o te n tia l to  th e f in a l  p o te n t ia l o f  V i. Again, as 
b efore  a t  the end o f  lOG^s, sw itches S3 and S5 open and S? c lo s e s .  The 
c ir c u i t  i s  now ready e ith e r  to  have more data sen t to  th e vector  generator  
or to  track  th e changes brought about by th e A/N generator.
I f  a s e r ie s  o f  v ecto rs  are to  be drawn, th e  c ir c u i t  operates  
ju s t  as was described  fo r  a vector  fo llo w in g  th e  generation  o f an A/N char­
a c te r . Thus th ere  i s  no need to  d iscu ss  th is  s itu a t io n . As was mentioned 
p rev io u sly , th e operation  o f th e  c ir c u i t  when the dot generator i s  in  use, 
i s  id e n t ic a l  w ith  th e  operation  o f th e  c ir c u it  when th e  A/N generator i s  
used.
4 .3  R esu lts and Conclusions
Success was not achieved using th e c ir c u i t  shown in  Figure 12, 
as th e  vector  generator d id  not always produce th e  correct output fo r  a 
g iven  output. In  order to  i s o la t e  th e  problem, sw itches S2, S4, and S5 
were removed as w e ll as r e s is to r s  R5 and R6, as th ese  components were 
used only in  conjunction w ith th e DOT and A/N generators to  update th e  in ­
teg ra to r  c ir c u itr y . The remaining c ir c u it  which performs th e a c tu a l vector  
gen eration  i s  shown in  Figure 14. Since t h i s  i s  th e part o f th e c ir c u i t  
th a t was m alfunction ing, fu rth er  t e s t in g  was carried  out on t h is  c ir c u i t .
With a g iv en  input v o lta g e , V i, o f two le v e l s  (0 and -5V) th e  
correct d isp la y  d e f le c t io n  output v o lta g e , Vo, from th e in teg ra to r  could
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be obtained by the correct settin g  o f resis to r  R8 which controls the over­
a l l  gain of the output sampling loop. The top half of Figure 15 shows the 
integrator output for a 0 to  -5  v o lt input which i s  shown in  the lower half 
of the same figure• However, when the input le v e ls  were charged to  0 and 
-0 .8V  i t  was found that the correct integrator output was obtained, except 
that there was a sh ift  in  d. c . le v e l as shown in  Figure 16a. By changing 
the value of resistor  R3 the d. c . le v e l could be corrected as shown in  
Figure 16b. This was a lso  the case when the input was changed to  - 0 ,8  and 
-5V as shown in  Figure 1?A  and 17B, after  R3 was set for an input of 0 to  
-5V .
By examining the waveforms in  th e c ir c u it  i t  was noted th a t the  
change o f  output l e v e l  was apparently due to  an in co rrec t l e v e l  a t th e out­
put o f th e  summing sample and hold  elem ent (SH2) which was c le a r ly  compen­
sated fo r  by a lte r in g  th e  ga in  r e s is to r  R3. This le d  to  an in v e s t ig a t io n  
as to  th e  cause o f th e change o f  l e v e l ,  which im plied in co rrec t sampling 
and/or holding o f th e  sample and hold  c ir c u i t s .  On observing th e  waveforms 
a t th e  output o f th e  sample and hold c ir c u it  #2 (SH2) shown in  Figure 18, 
i t  i s  seen  th a t a f t e r  a change o f  output due to  a new sampling, th e wave­
form e x h ib its  considerab le changes b efore s e t t l in g  to  a f in a l  v a lu e . A 
sim ila r  e f f e c t  tak es p lace a t  th e  output o f SHl. From t h i s  i t  can be con­
cluded th a t the e f f e c t iv e  input to  th e in teg ra to r  apparently has th e  cor-  
eo t change of le v e l  but a t  th e  in co rrec t mean va lu e .
The am plifiers were checked and found to  be sa tisfactory , so 
that the only remaining possible of error was the operation of the e le c t­
ronic switches which had been assumed as satisfactory . As a f i r s t  t e s t ,  
a d, c . input was applied aid the output impedance was measured using a
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d ig i t a l  voltm eter which in d ica ted  th a t th e va lues o f r e s is ta n c e  were w ith in  
th e  s p e c if ic a t io n s j  th e c lo sed  r e s is ta n c e  equalled  230 ohms and th e  open 
r e s is ta n c e  was to o  high to  be measured w ith  th e a v a ila b le  equipment.
A second t e s t  was performed to  measure th e tr a n s ie n t response  
using th e  c ir c u it  g iv en  in  Figure 19 in  which th e r e s is to r  R was o f th e  same 
order o f magnitude to  th a t used in  th e sample and hold  c ir c u i t s .  The switch  
was operated by th e  same p u lse  source as used fo r  SH#2. The output v o lta g e  
obtained fo r  d if fe r e n t  input v o lta g es  (V), which were both p o s it iv e  and 
n eg a tiv e , are shown in  Figure 20 . In  a l l  p ic tu res  th e  top  tra ce  i s  th e  
tr ig g e r  pu lse which causes th e  switch to  c lo se  when i t  goes n egative  (-3V ). 
Figure 20A shows th e  output when th e  inp ut v o lta g e  V was s e t  to  ground.
The r e s u lt s  obtained when th e  input v o lta g e  V was s e t  t o  +1, - 1 ,  +2, - 2 ,
+5 and - 5  v o lt s  i s  shown in  Figure 20B to  20G r e s p e c t iv e ly . At low le v e l  
v o lta g e s  ( <3V) i t  w i l l  be observed th a t th e  output overshoots to  a la rge  
ex ten t and furthermore th e sw itch  has a "turn off" tim e of about 1 s.
These two e f f e c t s  can understandably introduce errors in  th e  sample and 
hold  c ir c u i t s  as ( i )  th e sample w i l l  tend  to  be high when th ere  i s  an over­
shoot a t  the lower v o lta g e s , and ( i i )  th e  capacitor togeth er  w ith  th e  im­
p er fec t sw itch r e s is ta n c e  w i l l  tend to  cause an in teg r a to r  a c tio n  as shown 
in  Figure 21 . The so lu tio n  appears to  be th e use o f improved sw itches which 
might have to  be s p e c ia l ly  designed .
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&CHAPTER V
General Conclusions 
The dot generator was su c c e s s fu lly  designed and constructed  as 
d otted  l in e  segments were d isp layed  on th e CRT according to  th e d esign  
s p e c if ic a t io n s .  The in t e n s i t y  s e le c t io n  c ir c u i t s  a ls o  operated as  was 
in ten d ed . However, i t  was not p o ss ib le  to  produce th ree  d is t in c t  l e v e l s  
o f b r igh tn ess using the e x is t in g  CRT Z -  a m p lifie r .
Fi’om th e  r e s u lt s  o f th e  t e s t s  performed on th e  vecto r  generator  
i t  can be concluded th a t th e  d esign  used i s  s a t is fa c to r y , provided th a t  
improved sw itches are used in  i t s  co n stru ctio n .
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APPENDIX I
LOGIC NOTATION 
The fo llow in g  i s  a d e scr ip tio n  o f th e  various lo g ic  symbols 
used in  t h is  t h e s i s .
(1)
(2 )
(3)
Logic L evels and Pulses
Ground p o te n tia l i s  eq u iva len t to  th e lo g ic  l e v e l  "1"; 
th ere fo r  a ground connection  rep resen ts a permanent "1" l e v e l .  
A str a ig h t l in e  w ith no arrow head i s  th e  graphic symbol used 
t o  represent a le v e l  inp ut or output.
LOGIC LEVEL _____________________
A pulse i s  defin ed  as th e lead in g edge o f a l e v e l  change 
from the "0" to  "1" s ta te  where th e "1“ s ta te  i s  maintained  
fo r  a minimum o f 100 n s. The grap h ica l rep resen ta tio n  o f a 
pulse i s  a s tr a ig h t l in e  w ith an arrow head.
PULSE______________ _______________
AND GATE
A
B
C = A • B
OR GATE
A
B
C a A + B
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(4) DELAY 
A
(5) INVERTER
B B = Delayed A
A B
B = A
(6) PULSE AM PLIFIER
(7)
(8)
CLOCK
A
F L IP  FLOP 
i n  i
g B = A B i s  merely
A a m p lified .
A i s  an enable l e v e l  which 
allow s th e c lock  to  operate, 
B B i s  a s e r ie s  o f 100 ns 
p u lses , th e  frequency of 
which may be v ar ied .
0 '  O utput 11 * Output
D ir e c t  C le a r  
(9) PCD GATE
0 1 D ir e c t  S e t
A
C = A . B
The DCD gate  performs th e "AMD" operation  between a le v e l  
inp ut and a pu lse input and produces a pu lse output. The l e v e l
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inp ut must be present fo r  a t l e a s t  400 ns before th e input pu lse  
i s  app lied  to  the g a te .
(10) ELECTRONIC SKETCH
When point A i s  held  
a t ground p o te n tia l  
p oin ts B and C form an 
open c i r c u i t . When A 
i s  held  a t  - 3  v o l t s ,  
p o in ts  B and C form 
a short c ir c u i t .
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